Why not using a higher level language like confluence, or some other tool which ...

		ta_vhdl on Sept 8, 2013 \| parent \| context \| favorite \| on: Why hardware development is hard: Verilog is weird Why not using a higher level language like confluence, or some other tool which help you generate the verilog boilerplate for this kind of situation?